Intel’s race to catch up with TSMC has long been seen as a multi-year marathon, with industry analysts like Bernstein’s Stacy Rasgon warning that it could take a decade to reverse the semiconductor tide. Yet beneath the surface, there’s compelling evidence suggesting Intel may have already deployed a game-changing technology years ahead of its public roadmap—and deliberately kept it quiet.
The piece of the puzzle? High-NA EUV lithography, the most advanced version of extreme ultraviolet light technology. While Intel has officially committed to introducing high-NA on its 14A node in 2028, a closer examination of the company’s statements, hardware acquisitions, and facility preparations suggests the technology might already be integrated into the current 18A manufacturing process currently ramping at Fab 52.
What Makes High-NA EUV the Industry’s Holy Grail
High-NA EUV represents the next evolutionary leap in chip fabrication. Developed over two decades by ASML Holdings, the technology can “write” semiconductor patterns with 8-nanometer precision—a significant jump from the 13.5-nanometer capability of conventional low-NA EUV systems.
The practical implications are substantial. Where low-NA tools require multiple patterning steps and roughly 40 process exposures to create a single layer, high-NA machines achieve the same result with single-patterning and single-digit process steps. This translates directly into higher yields, faster production cycles, and—counterintuitively—lower overall manufacturing costs despite the tool’s $400 million price tag.
Intel has positioned itself as the first mainstream chipmaker to embrace this technology. Meanwhile, TSMC has opted to wait, citing cost considerations. Both ASML and Intel executives have confirmed that high-NA machines are now functioning reliably in production environments, with Intel’s Steve Carson noting in February 2025 that the tools had already demonstrated greater reliability than legacy low-NA systems had at comparable stages of deployment.
The Evidence Trail: More HNA Machines Than Intel Has Publicly Acknowledged
Intel’s actual high-NA machine inventory tells a revealing story that doesn’t quite align with its 2028 timeline.
The company disclosed receipt of its first high-NA machine at its Oregon R&D facility in late 2023, followed by “first light” operations in February 2024. A second machine arrived at the same facility in August 2024. Then, just weeks ago in mid-December, Intel announced acceptance testing of ASML’s advanced EXE:5200 high-NA model—notably, ASML only began shipping this upgraded version in early 2025, suggesting Intel possesses at least one additional machine beyond the two it formally announced in 2024.
The financial trail is equally intriguing. In May 2024, industry sources reported that Intel had secured exclusive access to ASML’s entire high-NA EUV production capacity for that year—approximately five to six machines. If accurate, combined with machines received in late 2023, Intel’s total high-NA inventory could reach six to seven systems. While unconfirmed and potentially altered by leadership changes, this suggests Intel has stockpiled far more equipment than would be necessary for research-and-development purposes alone.
The Scale of Operations Doesn’t Align With R&D Timelines
Processing 30,000 wafers per quarter through high-NA tools, as Intel disclosed at a February 2025 technology conference, vastly exceeds what would be typical for experimental work. This volume suggests active integration into actual production streams. Add to this the recent announcement of “acceptance testing” on the EXE:5200—a formal verification that the tool meets manufacturing specifications and customer requirements—and the picture becomes harder to explain as purely developmental.
Why would Intel invest in this level of hardware deployment and operational scale if high-NA deployment remained six years away?
Connecting the Dots at Fab 52
Intel has been methodically preparing Fab 52 in Arizona as its 18A production hub. The company invited technology journalists for a tour in October, yet the experience proved revealing through what wasn’t said. A content creator from Level1Techs reported spotting equipment in the facility that prompted Intel to privately request discretion in his public commentary—a unusual step if nothing notable existed to notice.
Additionally, at Intel’s Foundry Direct event in April 2025, Chief Technology Officer Naga Chandrasekaran revealed that Intel had achieved “yield parity” between low-NA multi-patterning and high-NA single-patterning configurations on both 18A and 14A nodes. This statement alone suggests high-NA testing had advanced well beyond the research phase.
Why Keep It Under Wraps?
If Intel has indeed integrated high-NA into 18A, multiple strategic rationales would justify the silence:
Competitive positioning: Surprising competitors with unexpected technological maturity preserves Intel’s window of first-mover advantage in the market.
Managed expectations: Early disclosures of revolutionary improvements can set unsustainably high bars for cost savings, performance gains, and yield improvements. Premature announcements have historically backfired in semiconductor cycles.
Selective implementation: Modern chips contain roughly 20 EUV layers; next-generation 2nm-class designs like 18A will likely push this toward the mid-20s range. Intel may deploy high-NA selectively—only on certain layers or specific products—while maintaining low-NA for the majority. In such scenarios, officially labeling 18A as a “high-NA node” would misrepresent the process.
18AP considerations: Intel’s planned 18AP variant, scheduled for 2026, promises 8% performance-per-watt improvements over 18A. The company might reserve high-NA deployment primarily for that refresh, using 18A as an extended qualification period.
Keep it secret, keep it safe may well describe Intel’s approach to avoid disrupting market narratives around TSMC’s continued leadership while quietly advancing its own technological position.
The Panther Lake Moment
Intel will formally unveil Panther Lake, its first 18A-produced processor, at CES this month. This could represent an opportune moment for the company to disclose high-NA integration—though historical patterns suggest Intel may maintain its discretion. The semiconductor industry’s culture of manufacturing secrecy makes it entirely plausible that whether high-NA EUV is currently powering 18A production will remain officially unconfirmed for years.
The irony is striking: after decades of being caught flat-footed by TSMC’s technological leaps, Intel may have finally executed the one strategy that eluded it—staying quietly ahead of the curve while competitors debate the roadmap publicly.
This page may contain third-party content, which is provided for information purposes only (not representations/warranties) and should not be considered as an endorsement of its views by Gate, nor as financial or professional advice. See Disclaimer for details.
Intel's Quiet Push: Is High-NA EUV Already Rolling Out on 18A?
The Hidden Advantage Intel May Already Hold
Intel’s race to catch up with TSMC has long been seen as a multi-year marathon, with industry analysts like Bernstein’s Stacy Rasgon warning that it could take a decade to reverse the semiconductor tide. Yet beneath the surface, there’s compelling evidence suggesting Intel may have already deployed a game-changing technology years ahead of its public roadmap—and deliberately kept it quiet.
The piece of the puzzle? High-NA EUV lithography, the most advanced version of extreme ultraviolet light technology. While Intel has officially committed to introducing high-NA on its 14A node in 2028, a closer examination of the company’s statements, hardware acquisitions, and facility preparations suggests the technology might already be integrated into the current 18A manufacturing process currently ramping at Fab 52.
What Makes High-NA EUV the Industry’s Holy Grail
High-NA EUV represents the next evolutionary leap in chip fabrication. Developed over two decades by ASML Holdings, the technology can “write” semiconductor patterns with 8-nanometer precision—a significant jump from the 13.5-nanometer capability of conventional low-NA EUV systems.
The practical implications are substantial. Where low-NA tools require multiple patterning steps and roughly 40 process exposures to create a single layer, high-NA machines achieve the same result with single-patterning and single-digit process steps. This translates directly into higher yields, faster production cycles, and—counterintuitively—lower overall manufacturing costs despite the tool’s $400 million price tag.
Intel has positioned itself as the first mainstream chipmaker to embrace this technology. Meanwhile, TSMC has opted to wait, citing cost considerations. Both ASML and Intel executives have confirmed that high-NA machines are now functioning reliably in production environments, with Intel’s Steve Carson noting in February 2025 that the tools had already demonstrated greater reliability than legacy low-NA systems had at comparable stages of deployment.
The Evidence Trail: More HNA Machines Than Intel Has Publicly Acknowledged
Intel’s actual high-NA machine inventory tells a revealing story that doesn’t quite align with its 2028 timeline.
The company disclosed receipt of its first high-NA machine at its Oregon R&D facility in late 2023, followed by “first light” operations in February 2024. A second machine arrived at the same facility in August 2024. Then, just weeks ago in mid-December, Intel announced acceptance testing of ASML’s advanced EXE:5200 high-NA model—notably, ASML only began shipping this upgraded version in early 2025, suggesting Intel possesses at least one additional machine beyond the two it formally announced in 2024.
The financial trail is equally intriguing. In May 2024, industry sources reported that Intel had secured exclusive access to ASML’s entire high-NA EUV production capacity for that year—approximately five to six machines. If accurate, combined with machines received in late 2023, Intel’s total high-NA inventory could reach six to seven systems. While unconfirmed and potentially altered by leadership changes, this suggests Intel has stockpiled far more equipment than would be necessary for research-and-development purposes alone.
The Scale of Operations Doesn’t Align With R&D Timelines
Processing 30,000 wafers per quarter through high-NA tools, as Intel disclosed at a February 2025 technology conference, vastly exceeds what would be typical for experimental work. This volume suggests active integration into actual production streams. Add to this the recent announcement of “acceptance testing” on the EXE:5200—a formal verification that the tool meets manufacturing specifications and customer requirements—and the picture becomes harder to explain as purely developmental.
Why would Intel invest in this level of hardware deployment and operational scale if high-NA deployment remained six years away?
Connecting the Dots at Fab 52
Intel has been methodically preparing Fab 52 in Arizona as its 18A production hub. The company invited technology journalists for a tour in October, yet the experience proved revealing through what wasn’t said. A content creator from Level1Techs reported spotting equipment in the facility that prompted Intel to privately request discretion in his public commentary—a unusual step if nothing notable existed to notice.
Additionally, at Intel’s Foundry Direct event in April 2025, Chief Technology Officer Naga Chandrasekaran revealed that Intel had achieved “yield parity” between low-NA multi-patterning and high-NA single-patterning configurations on both 18A and 14A nodes. This statement alone suggests high-NA testing had advanced well beyond the research phase.
Why Keep It Under Wraps?
If Intel has indeed integrated high-NA into 18A, multiple strategic rationales would justify the silence:
Competitive positioning: Surprising competitors with unexpected technological maturity preserves Intel’s window of first-mover advantage in the market.
Managed expectations: Early disclosures of revolutionary improvements can set unsustainably high bars for cost savings, performance gains, and yield improvements. Premature announcements have historically backfired in semiconductor cycles.
Selective implementation: Modern chips contain roughly 20 EUV layers; next-generation 2nm-class designs like 18A will likely push this toward the mid-20s range. Intel may deploy high-NA selectively—only on certain layers or specific products—while maintaining low-NA for the majority. In such scenarios, officially labeling 18A as a “high-NA node” would misrepresent the process.
18AP considerations: Intel’s planned 18AP variant, scheduled for 2026, promises 8% performance-per-watt improvements over 18A. The company might reserve high-NA deployment primarily for that refresh, using 18A as an extended qualification period.
Keep it secret, keep it safe may well describe Intel’s approach to avoid disrupting market narratives around TSMC’s continued leadership while quietly advancing its own technological position.
The Panther Lake Moment
Intel will formally unveil Panther Lake, its first 18A-produced processor, at CES this month. This could represent an opportune moment for the company to disclose high-NA integration—though historical patterns suggest Intel may maintain its discretion. The semiconductor industry’s culture of manufacturing secrecy makes it entirely plausible that whether high-NA EUV is currently powering 18A production will remain officially unconfirmed for years.
The irony is striking: after decades of being caught flat-footed by TSMC’s technological leaps, Intel may have finally executed the one strategy that eluded it—staying quietly ahead of the curve while competitors debate the roadmap publicly.